ADSP-21062

signal processing microcomputer, QFP240, –0.3 V to +7 V, Dual Data Address Generators

Rated 5 Rating 5 | reviews | Write a review

Price:: US $12.50~13.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $12.50~13.50

PartNumber:: ADSP-21062

Brand:: Analog Devices - ADI | Pack: QFP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Abby's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-12-08

From Other Seller

Part Number:ADSP-21062
US $12.50 - 13.50
LM285M-2.5

US $0.16 - 0.25 / Piece
(0) Remove
PIC16F917-I/P(PIC16F917-IP)

US $1.60 - 2.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The ADSP-21062 is a signal processing microcomputer that offers new capabilities and levels of performance. The ADSP-21062 SHARC is a 32-bit processor optimized for high performance DSP applications. The ADSP-21062 builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Parametrics

ADSP-21062 absolute maximum ratings: (1)Supply Voltage: –0.3 V to +7 V; (2)Input Voltage: –0.5 V to VDD + 0.5 V; (3)Output Voltage Swing: –0.5 V to VDD + 0.5 V; (4)Load Capacitance: 200 pF; (5)Junction Temperature Under Bias: 130℃; (6)Storage Temperature Range: –65 to +150℃; (7)Lead Temperature (5 seconds): +280℃.

Features

ADSP-21062 features: (1)40 MIPS, 25 ns Instruction Rate, Single-Cycle Instruction Execution; (2)120 MFLOPS Peak, 80 MFLOPS Sustained Performance; (3)Dual Data Address Generators with Modulo and Bit-Reverse Addressing; (4)Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup; (5)IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation; (6)240-Lead Thermally Enhanced MQFP Package; (7)225-Ball Plastic Ball Grid Array (PBGA); (8)32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats or 32-Bit Fixed-Point Data Format.